synthesis does not reduce gates in rtl viewer on my systemverilog ...